

Is Now Part of



# **ON Semiconductor**®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d

FDS2	2672_F085			
	annel UltraFET Trench	າ <sup>®</sup> MOSFET		
200V, 3	3. <b>9A, 70m</b> Ω			
Features	5	General Descripti	on	
■ Max r <sub>DS(</sub>	$_{\rm on)}$ = 70m $\Omega$ at V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.9A	This single N-Channe	el MOSFET is produ	uced usin
■ Max $r_{DS(on)}$ = 80m $\Omega$ at V <sub>GS</sub> = 6V, I <sub>D</sub> = 3.5A		Fairchild Semiconductor's advanced UltraFET Trench process that has been especially tailored to minimiz		
Fast swit	tching speed	the on-state resistance performance.	and yet maintain superi	or switchin
■ High per r <sub>DS(on)</sub>	formance trench technology for extremely low	Application ■ DC-DC conversion		
Qualified	to AEC Q101	1		
■ RoHS co		North Control of Contr		
	D			
IOSFE	SO-8 Pin 1	otherwise noted		
	<b>T Maximum Ratings</b> $T_A = 25^{\circ}C$ unless	7		Units
Symbol	SO-8 Pin 1	7		Units V
Symbol <sup>′</sup> DS	<b>T Maximum Ratings</b> $T_A = 25^{\circ}C$ unless Parameter	7	Ratings	
Symbol DS GS	So-8       Fin 1         Fin 1       Fin 1         T Maximum Ratings       TA = 25°C unless         Parameter       Parameter         Drain to Source Voltage       Gate to Source Voltage         Drain Current       -Continuous	7	Ratings           200           ±20           3.9	V V
Symbol DS GS	SO-8       G         Pin 1       F         T Maximum Ratings       TA = 25°C unless         Parameter       Parameter         Drain to Source Voltage       Gate to Source Voltage         Drain Current       -Continuous         -Pulsed       -Pulsed	otherwise noted	Ratings           200           ±20           3.9           50	V V — A
Symbol <sup>7</sup> DS <sup>7</sup> GS	SO-8       Fin 1         Fin 1       Fin 1         T Maximum Ratings       TA = 25°C unless         Parameter       Parameter         Drain to Source Voltage       Gate to Source Voltage         Gate to Source Voltage       Drain Current -Continuous         -Pulsed       Single Pulse Avalanche Energy	otherwise noted (Note 1a) (Note 3)	Ratings           200           ±20           3.9           50           37.5	V V
Symbol /DS /GS D	SO-8       G         Pin 1       F         T Maximum Ratings       TA = 25°C unless         Parameter       Parameter         Drain to Source Voltage       Gate to Source Voltage         Drain Current       -Continuous         -Pulsed       Single Pulse Avalanche Energy         Power Dissipation       Power Dissipation	otherwise noted (Note 1a) (Note 3) (Note 1a)	Ratings           200           ±20           3.9           50           37.5           2.5	V V — A
Symbol DS GS AS D	SO-8       Fin 1         Fin 1       Fin 1         T Maximum Ratings       TA = 25°C unless         Parameter       Parameter         Drain to Source Voltage       Gate to Source Voltage         Drain Current       -Continuous         -Pulsed       Single Pulse Avalanche Energy         Power Dissipation       Power Dissipation	otherwise noted (Note 1a) (Note 3)	Ratings           200           ±20           3.9           50           37.5           2.5           1.0	V V — A mJ — W
Symbol /GS /GS D AS PD	SO-8       G         Pin 1       F         T Maximum Ratings       TA = 25°C unless         Parameter       Parameter         Drain to Source Voltage       Gate to Source Voltage         Gate to Source Voltage       Drain Current -Continuous         -Pulsed       Single Pulse Avalanche Energy         Power Dissipation       Power Dissipation         Power Dissipation       Operating and Storage Temperature	otherwise noted (Note 1a) (Note 3) (Note 1a)	Ratings           200           ±20           3.9           50           37.5           2.5	V A mJ
Symbol / <sub>DS</sub> / <sub>GS</sub> D EAS PD F <sub>J</sub> , T <sub>STG</sub> Therma	SO-8       Fin 1         Fin 1       Fin 1         T Maximum Ratings T <sub>A</sub> = 25°C unless         Parameter         Drain to Source Voltage         Gate to Source Voltage         Drain Current -Continuous         -Pulsed         Single Pulse Avalanche Energy         Power Dissipation         Power Dissipation         Operating and Storage Temperature         I Characteristics	otherwise noted (Note 1a) (Note 1a) (Note 1b)	Ratings           200           ±20           3.9           50           37.5           2.5           1.0	V V — A mJ — W
Symbol / <sub>DS</sub> / <sub>GS</sub> D AS PD	SO-8       G         Pin 1       F         T Maximum Ratings       TA = 25°C unless         Parameter       Parameter         Drain to Source Voltage       Gate to Source Voltage         Gate to Source Voltage       Drain Current -Continuous         -Pulsed       Single Pulse Avalanche Energy         Power Dissipation       Power Dissipation         Power Dissipation       Operating and Storage Temperature	otherwise noted (Note 1a) (Note 3) (Note 1a)	Ratings           200           ±20           3.9           50           37.5           2.5           1.0	V V — A mJ — W

 $\mathsf{R}_{\theta\mathsf{J}\mathsf{A}}$ Package Marking and Ordering Information **Device Marking** Device Reel Size Tape Width Quantity FDS2672 FDS2672\_F085 13" 12mm 2500 units

(Note 1b)

125


Thermal Resistance, Junction to Ambient

FDS2672\_F085 N-Channel UltraFET Trench<sup>®</sup> MOSFET

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	acteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V	200			V
ΔBV <sub>DSS</sub> ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu A$ , referenced to $25^{\circ}C$		206		mV/°C
	Zana Cata Maltana Dunin Current	V <sub>DS</sub> = 160V, V <sub>GS</sub> =0V			1	μA
DSS	Zero Gate Voltage Drain Current	$V_{DS} = 160V, V_{GS} = 0V T_{J} = 55^{\circ}C$			10	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20V$			±100	nA
On Chara	acteristics (Note 2)					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250 \mu A$	2	2.9	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250 \mu A$ , referenced to 25°C		-11		mV/°C
r <sub>DS(on)</sub>	Drain to Source On Resistance	V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.9A		59	70	
		V <sub>GS</sub> = 6V, I <sub>D</sub> = 3.5A		63	80	mΩ
		V <sub>GS</sub> = 10V, I <sub>D</sub> = 3.9A, T <sub>J</sub> = 125°C		124	148	
9 <sub>FS</sub>	Forward Transcondductance	V <sub>DS</sub> = 10V,I <sub>D</sub> = 3.9A		15		S
Dynamic	Forward Transcondductance Characteristics Input Capacitance			15 1905	2535	S pF
<b>Dynamic</b> C <sub>iss</sub>	Characteristics				2535 135	1
<b>Dynamic</b> C <sub>iss</sub> C <sub>oss</sub>	Characteristics			1905		pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Characteristics Input Capacitance Output Capacitance			1905 100	135	pF pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance	− V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V, f = 1MHz		1905 100 30	135	pF pF pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance	V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V, f = 1MHz f = 1MHz		1905 100 30	135	pF pF pF
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switchin	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_D = 3.9A$		1905 100 30 0.7	135 45	pF pF pF Ω
Dynamic C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching t <sub>d(on)</sub> t <sub>r</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time	V <sub>DS</sub> = 100V, V <sub>GS</sub> = 0V, f = 1MHz f = 1MHz		1905 100 30 0.7 22	135 45 35	pF pF pF Ω ns
Dynamic $C_{iss}$ $C_{css}$ $C_{rss}$ $R_g$ Switching $t_{d(on)}$ $t_r$ $t_{d(off)}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance g Characteristics Turn-On Delay Time Rise Time	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_D = 3.9A$		1905 100 30 0.7 22 10	135 45 35 20	pF pF pF Ω ns
Dynamic $C_{iss}$ $C_{css}$ $C_{rss}$ $R_g$ Switching $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance  Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_D = 3.9A$		1905 100 30 0.7 22 10 35	135 45 35 20 56	pF pF pF Ω ns ns
Dynamic           C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> Rg           Switching           t <sub>d</sub> (on)           t <sub>r</sub> t <sub>d</sub> (off)           t <sub>f</sub> Q <sub>g(TOT)</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance  Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_D = 3.9A$		1905 100 30 0.7 22 10 35 10	135 45 35 20 56 20	pF pF Ω ns ns ns ns
Dynamic $C_{iss}$ $C_{rss}$ $R_g$ Switching $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_{g(TOT)}$ $Q_{gs}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance  Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_{D} = 3.9A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		1905 100 30 0.7 22 10 35 10 33	135 45 35 20 56 20	pF pF pF Ω ns ns ns ns ns
Dynamic           C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub> R <sub>g</sub> Switching           td(on)           tr           td(off)           tf           Q <sub>g(TOT)</sub> Q <sub>gd</sub>	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V Gate to Source Gate Charge Gate to Drain "Miller"Charge	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_{D} = 3.9A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		1905 100 30 0.7 22 10 35 10 33 11	135 45 35 20 56 20	pF pF pF Ω ns ns ns ns nc nC
$\begin{array}{c} C_{\text{iss}} \\ C_{\text{oss}} \\ C_{\text{rss}} \\ R_{g} \\ \hline \\ \textbf{Switching} \\ \textbf{Switching} \\ t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ Q_{g(TOT)} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance  Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V Gate to Source Gate Charge	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_{D} = 3.9A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$		1905 100 30 0.7 22 10 35 10 33 11	135 45 35 20 56 20	pF pF pF Ω ns ns ns ns nc nC
Dynamic $C_{iss}$ $C_{oss}$ $C_{rss}$ Rg Switching $t_{d(on)}$ $t_r$ $t_{d(off)}$ $t_f$ $Q_{g(TOT)}$ $Q_{gs}$ $Q_{gd}$ Drain-So	Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Resistance Characteristics Turn-On Delay Time Rise Time Turn-Off Delay Time Fall Time Total Gate Charge at 10V Gate to Source Gate Charge Gate to Drain "Miller"Charge Urce Diode Characteristics	$V_{DS} = 100V, V_{GS} = 0V,$ f = 1MHz f = 1MHz $V_{DD} = 100V, I_D = 3.9A$ $V_{GS} = 10V, R_{GEN} = 6\Omega$ $V_{DD} = 100V I_D = 3.9A$		1905 100 30 0.7 22 10 35 10 33 11 7	135 45 35 20 56 20 46	pF pF Ω ns ns ns nC nC

Notes:

1 R<sub>0,1A</sub> is the sum of the junction-to-case and case-to- ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>0,JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.









**b)** 125°C/W when mounted on a minimum pad .

FDS2672\_F085 Rev. A




FDS2672\_F085 Rev. A

www.fairchildsemi.com



FDS2672\_F085 Rev. A





SEMICONDUCTOR

### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not on avhaustive list of all such tradem

AccuPower™	FRFET <sup>®</sup>	PowerTrench <sup>®</sup>	The Power Franchise
Auto-SPM™	Global Power Resource <sup>SM</sup>	PowerXS™	the ®
Build it Now™	Green FPS™	Programmable Active Droop™	power
CorePLUS™	Green FPS <sup>™</sup> e-Series <sup>™</sup>	QFET®	franchise TinyBoost™
CorePOWER™	G <i>max</i> ™	QS™	TinyBuck™
CROSSVOLT™	GTO™	Quiet Series™	TinyCalc™
CTL™	IntelliMAX™	RapidConfigure™	TinyLogic®
Current Transfer Logic™	ISOPLANAR™		TINYOPTO™
DEUXPEED®	MegaBuck™		TinyPower™
Dual Cool™_	MICROCOUPLER™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
EcoSPARK <sup>®</sup>	MicroFET™	SignalWise™	TinyWire™
EfficentMax™	MicroPak™	SmartMax™	TriFault Detect™
<b>E</b> <sup>®</sup>	MicroPak2™	SMART START™	TRUECURRENT <sup>™*</sup>
Γ	MillerDrive™	SPM®	μSerDes™
Fairchild®	MotionMax™	STEALTH™	μοσιροσ
Fairchild Semiconductor <sup>®</sup>	Motion-SPM <sup>™</sup>	SuperFET™	$\mathcal{N}$
FACT Quiet Series™	OptiHiT™	SuperSOT™-3	/ SerDes UHC <sup>®</sup>
FACT	OPTOLOGIC <sup>®</sup>	SuperSOT™-6	Ultra FRFET™
FAST®	OPTOPLANAR <sup>®</sup>	SuperSOT™-8	UniFET™
FastvCore™		SupreMOS™	VCX™
FETBench™	$\mathbf{U}$	SyncFET™	VisualMax™
FlashWriter <sup>®</sup> *	PDP SPM™	Sync-Lock™	XS™
FPS™	Power-SPM <sup>™</sup>	SYSTEM <sup>®*</sup>	~~
F-PFS™		GENERAL	

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- 2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 147

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

## PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC